


RTL Design and FPGA Implementation of Ascon hash based TRNG for Cryptographic Security applications

FPGA Board used for this implementation



FPGA Pin settings

Tcl Console Messages Log Reports Design Runs Find Results x									
Name	Direction	Interface	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	
rstn	IN			V17	✓	14	LVC MOS33*	3.300	
data_ready	OUT			U16	✓	14	LVC MOS33*	3.300	
start	IN			V16	✓	14	LVC MOS33*	3.300	
hash_ready	OUT			E19	✓	14	LVC MOS33*	3.300	
clk	IN			W5	✓	34	LVC MOS33*	3.300	

ILA results

